







Benetton_EDU(ZHNB) SHB ULT SYSTEM BLOCK DIAGRAM

01








02



Haswell ULT (DDR3L)

Haswell Processor (DDR3L)

03




Haswell ULT (SIDEBAND)


H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4~6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1~11.25 inches


CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches




DRAM COMP




XDP PU/PD



PU/PD of CPU



DRAMRST

**Quanta Computer Inc.**

PROJECT : ZHNB


Size Document Number **Haswell 3/5 (SideBand)** Rev A
 Date: Thursday, December 04, 2014 Sheet 4 of 39

Date: Thursday, December 04, 2014 Sheet 4 of 39

Haswell ULT (POWER)


VDDQ Output Decoupling Recommendations

330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity




12 OF 19

SVID



VCCST PWRGD



Quanta Computer Inc.
PROJECT : ZHNB

Size Document Number
Haswell 4/5 (POWER)

Date: Thursday, December 04, 2014 Sheet 5 of 39

Rev A



	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	




Size	Document Number Haswell 5/5 (CFG/GND)	Rev A
Date:	Thursday, December 04, 2014	Sheet 6 of 39




Haswell ULT PCH (PM)


07




PCH PM PU/PD




PCH PWROK




PLTRST# Buffer



4/22 modify, default is bypass PLTRST#

 Quanta Computer Inc.		Rev A
PROJECT : ZHNB		
Size	Document Number	
PCH 1/6 (PM)		
Date:	Thursday, December 04, 2014	Sheet 7 of 39








The schematic diagram illustrates the SPI ROM interface. The top section shows the SPI ROM chip (U2) with its pins connected to the PCH and SPI ME ROM. The bottom section shows the SPI ME ROM chip (U3) with its pins connected to the PCH and SPI ME ROM. The diagram includes labels for various signals like PCH_SPI_CS#, PCH_SPI_C/A, PCH_SPI_SI, PCH_SPI_SO, SPI_WP_ME_ROM, SPI_WP_ME, SPI_HOLD_ME, SPI_HOLD_BIOS, PCH_SPI_WP_D, and SPI_WP_ME. It also shows power supply connections for VDD, VSS, and VDDQ.

09




10









Haswell ULT PCH (Power)

11





0412 MOW-WW15 a 0.47uF cap between VccDSW3_3 and DcpSusByp is required if the 1.9A inrush current requirement cannot meet

PCH VCCHSIO Power



Haswell ULT (GND)





Quanta Computer Inc
PROJECT : ZHNB

Size Document Number
PCH 6/6 (GND)

Date: Thursday, December 04, 2014

Sheet 12 of





Quanta Computer Inc.

PROJECT : ZHNB

Size Document Number

CPU/PCH XDP

Date: Thursday, December 04, 2014

Sheet 13 of 39

BYTE2_16-23

BYTE3_24-31

BYTE5_56-63


BYTE5_40-47

BYTE0_0-7

BYTE1_8-15

BYTE4_32-39


BYTE6_48-55




Vendor	P/N
Hynix	
AKD5JGST400	DDR3L 1333MHz 4Gb
Elpida	
AKD5JGST404	DDR3L 1600MHz 4Gb

Micron/MT41K256M16HA-125/E/AKD5JGSTL02 for proto board




Distributed around all DRAM devices (CHA and CHB)



Place these Caps near each X16 Memory Down



Place these Caps near Memory Down CA & DQ pin



BYTE8_8-15

BYTE2_16-23

BYTE5_40-47


BYTE6_48-55

BYTE0_0-7

BYTE3_24-31


BYTE4_32-39





BYTE7_56-63



Vendor	P/N	
Hynix	AKD5JGETW04	DDR3L 1600MHz 4Gb
Ripida	AKD5JGST407	DDR3L 1600MHz 4Gb
Micron	AKD5JGSTL10	DDR3L 1600MHz 4Gb

MicronMT41K256M16HA-12S/EAKD5JGSTL02 for proto board






LVDS CONN (follow zqk)
DFHS40FS095
DFHS40FS063
footprint gs12401-1011-40p-r-nh-sm



Debug Port(DBG)




Quanta Computer Inc.


PROJECT : ZHNB

Size	Document Number	Rev A
	Google Debug	


Date: Thursday, December 04, 2014 Sheet 17 of 39



HDMI Cost Reduced level shift (HDM)




HDMI connector (HDM)




18


HDMI DDC (HDM)





EMI (EMC)




HDMI-detect (HDM)



 Quanta Computer Inc. PROJECT : ZHNB		Rev A
Size	Document Number	Date: Thursday, December 04, 2014
Sheet 18 of 39		





20140820 On board IC change to same as ZS8 connector
20140822 Return to another wifi onboard module 7260SDW
20140826 Change wifi onboard module 7260SDW footprint
20140909 Change wifi onboard module 7260SDW footprint
20141014 Change wifi onboard module 7260SDW PN.



[2] SIM_DET

+3V_LTE

R69

*10KJ_4

JSM1

*3G@SIM-CONN

CLK(C3)

GND(C5)

D(C8)

VCC(C1)

VP(C6)

CT(C7)

CD

DATA(C2)

UIM_CLK

UIM_RST

UIM_PWR_R

UIM_DATA

UIM_VPP

UIM_PSW

Max: 7.5mA (Option)

R65

*0.0UM_PWR

C59

*3G@1w6.3V_4

C69

*3G@0.1uF16V_4

*20121004(A1A) Huawei design guide-
Place 0.1uF near connector's VCC pin

*20110609> Un-stuff since EM820W doesn't use Vpp

SIM_DET

C217

*170P50V_4

C77

*3G@33p50V_4

C55

*3G@33p50V_4

C56

*3G@33p50V_4

C54

*3G@33p50V_4

C53

*3G@33p50V_4

UIM_RST

CH1

CH4

VN

VP

CH2

CH3

*3G@CM1293-04SO

UIM_CLK

UIM_DATA

UIM_VPP

D4

*5V0.2p_4


[9]	USBP5+	R71	*0.4	USBP5+_R
[9]	USBP5-	R70	*0.4	USBP5-_R

Quanta Computer Inc.

PROJECT : ZHNB

Size	Document Number	Rev
	NGFF / SIM conn	A

Date: Thursday, December 04, 2014 Sheet 21 of 39




TPM (TPM)

20141201 Change TPM power.

4 x100nF (place close to device VDD/GND pins)

PP3300_PCH

22



Quanta Computer Inc.


PROJECT : ZHNB


Size	Document Number	Rev
	TPM SLB9655 / LED	A
Date:	Thursday, December 04, 2014	Sheet 22 of 39

Date: Thursday, December 04, 2014 Sheet 22 of 39


Date: Thursday, December 04, 2014 Sheet 22 of 39

Date: Thursday, December 04, 2014 Sheet 22 of 39





PIN1, PIN4, PIN3, PIN6 are ANALOG



cap place close to MIC-connecto

[10] PP5000_CODEC_EN

R192 *Short_4 AUDIO_+5V_EN

R183 100K_4

C158 0.047u/25V_4

PP5000

U14 TPS3206SDSGR

VIN_01 VOUT_02

VIN_02 VOUT_01

ON CT

VBIAS GND

PP5000_DSW

AUDIO_+5V_EN

C160 0.1u/10V_4

C165 100u/6.3V_8

C139 0.1u/10V_4

C148 0.047u/25V_4

+5V_ADO

DIGITAL ANALOG

L4 HC-B1608K1.5A

20140912 BOD parts, change FN.

R202 *SHORT_6

C159 470p/50V_4

C175 0.1u/10V_4

C171 10u/6.3V_4

AVDD1 +5VA

+5VPVDD

20141118 Change D27 PN.

BAS316 D27 PCH_AZ_CODEC_RST#

+AZA_VDD

R566 1K_4

PD#

R568 10K_4

40mil for each signal

R-SPK*_1 R273 SHORT_E R-SPK*_1
R-SPK*_2 R272 SHORT_E R-SPK*_2
R-SPK*_3 R271 SHORT_E R-SPK*_3
R-SPK*_4 R270 SHORT_E R-SPK*_4

C212 68pF/50V_4 C210 68pF/50V_4 C209 68pF/50V_4

CM12

SPK_CONN_4P

PP1500_PCH_TCS

1.5V_A

DIGITAL

ANALOG

1.7 1.5C16 508KF 1.5A_6

20140912 BOD parts, change PN

1u6_3V_4

C201

PP3300_DX

+3V_ADO

HDA_DVDD-IC

+AZA_VDD

R264

*SHORT

R220

*SHORT


R252

*SHORT


1u6_3V_4

C194


20130520: Add R264




Eleto-X



K/B (KBC)



CPU FAN1 (THM)




```


Connect to EC reset pin
Connect to GPIO on CPU
with PU to GPIO power
well
Connect to EC pin C5 (must
be low when EC IN RESET)

```



USB3.0(USB)




Lid Switch (HSR)




HOLE(OTH)




BATT Enable short pad




EMI Cap




Thermal Sensor(THM)




Light sensor & TP (SER)




FUNCTION DB



HSR	+3VPCU
	LID_OPEN_L
	GND
LED	+3VPCU
	LED x 4
	GND
USB	+3V x 2
	GND x 2
	USBP0+
	USBP0-
CR	CR_DET
	+3V x 2
	USBP6+
	USBP6-
	GND x 2






Quanta Computer Inc.
PROJECT : ZHNB


Size Document Number

DB/ALS/Thermal sensor

Date: Thursday, December 04, 2014 Sheet 28 of 39

Rev A





TDC : 0.75A
PEAK : 1A
Width : 40mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil

+DDR_VTT_RUN

Greater than or equal 40mil

20141201
Capacitor 4.7uF Change to 10uF.

1.35 Volt +/- 5%
TDC : 3.35A
PEAK : 4.46A
OCP : 6A
Width : 140mil

Close to output cap

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

OCP=6A
L ripple current

$$= (19 - 1.35) \times 1.35 / (3.3 \mu\text{H} \times 400 \text{kHz} \times 19)$$

$$= 0.95 \text{A}$$

$$V_{\text{trip}} = [6 - (0.95/2)] \times 14 \text{mohm}$$

$$= 0.07735 \text{V}$$

$$R_{\text{limit}} = 0.07335 / 10 \mu\text{A} \times 8 = 61.88 \text{Kohm}$$





Quanta Computer Inc.


PROJECT : ZHNB


Size Document Number
DDR 1.35V(TPS51216) Rev A

Date: Thursday, December 04, 2014 Sheet 30 of 39












25,26,27,28,32,34,35]
[7,13,26,30,31,35]

PP3300_DSW
PCH_SLP_S3_L




**OCP:5A**

$L(\text{ripple current}) = (9-5) \cdot 5 / (2.2 \mu \cdot 0.3 \text{M} \cdot 9) = 3.367 \text{A}$
 $I_{\text{ocp}} = 5 - (3.367/2) = 3.316 \text{A}$
 $V_{\text{th}} = (3.316 \text{A} \cdot 14 \text{m}\Omega) + 1 \text{mV} = 47.43 \text{mV}$
 $R(\text{Ilim}) = (47.43 \text{mV} \cdot 8) / 10 \mu \text{A} = 37.94 \text{K}$

OCP:8A


$L(\text{ripple current}) = (9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.355 \text{M} \cdot 9) = 2.676 \text{A}$
 $I_{\text{ocp}} = 8 - (2.676/2) = 6.662 \text{A}$
 $V_{\text{th}} = (6.662 \text{A} \cdot 14 \text{m}\Omega) + 1 \text{mV} = 94.27 \text{mV}$
 $R(\text{Ilim}) = (94.27 \text{mV} \cdot 8) / 10 \mu \text{A} = 75.41 \text{K}$



[7,13,26,30,31,33] PCH_SLP_S3_L PCH_SLP_S3_L PR166 *Short_4 PCH_SLP_S3_L_R

[26] PP3300_DX_EN PP3300_DX_EN PR167 *Short_4 PP3300_DX_EN_R

[10,19,26] PP3300_WLAN_EN PP3300_WLAN_EN PR168 *Short_4 PP3300_WLAN_EN_R



Model		Version	CHANGE LIST
ZHNB	IA-1	201408/21	Page16: LCD conn. I2C1, I2DA, GPION, CONN pin reserve a 150pF capacitor.
		201408/21	Page16: Touch panel level shift Q13 FET change to FT113HK.
		201408/22	Page19: W4 U27 change to another onboard module 7268SDW.
		201408/23	Page21: NCFP 32/ 520 mark r_{π} .
		201408/27	Page19: Change vif onboard module 7268SDW footprint.
		201408/27	Page19: Pin W, DISABLER2 / W, DISABLER2 add 100K resistance pull-down.
		201408/27	Page18: Change L4V5 conn. CN3 footprint.
		201408/27	Page18: Change RDH1 conn. CN1 footprint.
		201408/27	Page21: Change NCFP 36 conn. CN5 footprint.
		201408/27	Page25: Change touchpad board conn. CN10 footprint.
		201408/27	Page25: Change VCCDR P79 footprint.
	IA-3	201409/1	Page14: Change LDO P14 switch.
	IA-4	201409/2	Page15: LDO PR71 cancel r_{π} + PR82 mark r_{π} .
	IA-5	201409/2	Page19: W4R 100K resistance B631B632 mark r_{π} .
	IA-6	201409/9	Page19: Implant P873 for battery enable.
	IB-1	201409/9	Page19: Change vif onboard module 7268SDW footprint.
		201409/12	Page16: C16 E100, change PN.
		201409/12	Page21: C7PNC30M/30U3282 E100, change PN.
		201409/12	Page23: L4L7 E100, change PN.
		201409/12	Page26: C18K322C/30K15 E100, change PN.
		201409/12	Page29: PCX7P71 E100, change PN.
		201409/12	Page36: PC100 E100, change PN.
		201409/12	Page31: PR8 E100, change PN.
		201409/12	Page33: PR89 E100, change PN.
		201409/24	Page26: USB3A US P1P2 add C19P10A.
	IB-2	201409/25	Page26: Thermal MOSFET Q25Resistance B5M5 mark r_{π} un-stuff.
	IB-3		OVERT power PF300, DX change to PF3100, EC.
	IB-4	201410/14	Page19: Change vif onboard module 7268SDW PN.
	IB-5	201410/16	Page29: Change DC-to PN. (new module)
	IC-1	201410/21	Page15: Intel register module T1T CN16 P1P51 add PF1050, PCH, SUS, P50 PF1050, PG000 change to VCCST, P1W02D.
	IC-2	201410/29	Page23: Code pin27 add 100K resistance.
	IC-3	201410/29	Page21: PC40 E100, change PN.
	IC-4	201411/07	Page26: Change U3 EC PN.
	IC-5	201411/12	Page23: C19 change to R4L6F.
	IC-6	201411/12	Page 46: 0 ohm resistance change to short pad.
	IC-7	201411/19	Page23: change D27D28 PN.
	IC-8	201411/19	Page25: U17 change part NO, same as BCT, add MOSFET Q33.
	IC-9	201411/19	Page27: Remove B10E24 BATT, P50 pad, because enable control by U17.
	IC-10	201411/19	Page27: L4L SW change to un-stuff, because enable by U17.
	IC-11	201411/19	Page25: P873 change to un-stuff, because enable control by U17.
	IC-12	201411/20	Page26: Change EC, BRD, ID, ID2 change to High, ID3 change to Low, because EC change code.
	IC-13	201411/25	Page14: Change TPS9B1Q13 to un-stuff, because no touch pad.
	IC-14	201411/26	CH4103K1B03 EOS parts, change to CH4103K1B08
	ID-1	201412/01	Page22: Change TP4 power.
		201412/01	Page26: Change EC, use PN.
		201412/01	Page27: Shift L12L10L19, remove R371R372R349R350R351R352.
		201412/01	Page29: Change DC-to footprint.
		201412/01	PC13PC19PC131PC16P76P75 4.7uF change to 10uF.
	2A		
	3A		

